3-D FPGAs enable silicon convergence
April 25, 2012 | R. Colin Johnson | 222903361
The three-dimensional (3-D) field-programmable gate array (FPGA) is enabling the era of silicon convergence, according to Altera Corp., (San Jose, CA), which is incorporating application specific integrated circuits (ASICs), application-specific standard products (ASSPs), digital signal processors (DSPs) and micro-processor units (MPUs).
Page 1 of 2"3-D affords the capability of integrating FPGAs with ASICs, with memory with ASSPs, DSPs, MPUs or even with FPGAs from other vendors, thereby boosting system performance by minimizing power, downsizing form factor and lowering BoM [bill of materials]," said Jeff Waters, senior vice president and general manager of military, industrial and computing division at Altera. "The promise of 3-D packaging is so great that Altera is dedicated to surmounting the engineering challenges of silicon interposer fabrication, optimizing resulting signal integrity, solving system integration issues, and managing yield and cost."
Altera is cooperating with TSMC to use wafer scale integration of heterogeneous chip sets with its silicon interposer which can interconnect any number or separate die inside a common package. As a result, ASICs are losing their traditional advantage in high-volume applications, according to Altera.
Traditionally, ASIC had the advantage in both chip size and cost, but at advanced processor nodes now the up-front costs for masks is $10 million and up. In fact, between 2006 and 2008, according to Waters, a three-to-one gap opened between the cost of using an ASIC and using a FPGA, with the tipping point toward FPGA, occurring circa 2009.
"Now FPGA-based designs are outgrowing ASIC-designs by 2X, because it is just too expensive to develop an ASIC except in very high-volume consumer applications," said Waters. "FPGAs are also starting to take over DSP and ASSP applications."
Today, processors with on-chip DSPs have the advantage over ASICs in every dimension except power efficiency. But Water claims that by adding heterogenous processor cores, DSPs, ASSPs and even small ASICs alongside them on same chip, FPGAs are filling the power efficiency advantage of ASICs.
Please login to post your comment - click here
- TSMC preps Apple's next finger-print sensor, says report
- MEMS adhesives are flexible and equalize tensions from thermal stress
- Altera's Stratix 10 SoCs to incorporate quad-core 64-bit ARM Cortex-A53 processor
- Ultra-low power FPGAs enable always-on sensor solutions for context-aware mobile apps
- UK IC assembly and test facility faces closure
- ICsense enters strategic deal with Audio Pixels to support digital MEMS based speaker chip
- Altera upgrades IP portfolio targeting 28-nm devices
- Altera starts to ship FPGA industry's highest performance SoCs
- TSMC and OIP Ecosystem partners release 16FinFET and 3D IC Reference Flows
- Dialog Semiconductor licenses Cadence’s Tensilica HiFi audio/voice DSP IP
- Low inductance decoupling capacitor arrays target high-reliability military/aerospace applications
- Nujira selects ASE as packaging and test partner for handset Envelope Tracking chip
- Altera and Micron demo FPGA and Hybrid Memory Cube interoperability
- Realtek licenses Cadence's Tensilica HiFi Audio/Voice DSP IP core
- ZTE licenses CEVA-XC DSP for LTE TDD/FDD base station and network infrastructure
MOST POPULAR NEWS
- Slideshow: Top 10 sensor trends to follow
- Slideshow: Twelve shakers and movers in MEMS
- NXP staff strike for more pay
- Tech-based firm makes fun of engineers - not cool
- Google prototypes depth-sensing mobile phone
- VTT develops printable e-nose sensor
- Integrated analog: what's missing?
- Microsoft preps next time-of-flight sensor for Kinect
- Piezo-nanowires boost fingerprint resolution
- Top ten CMOS image sensor vendors ranked
- Qualcomm leads, Intel lags in smartphone processor market
- Covidien to swallow pill camera firm
- ARM's turn to non-volatile memory is right move
- Depth-sensing image sensor array touted for smartphones
- Body motion drives implantable energy harvester
- Hall-Effect Sensor ICs for Motor Control
- Improving Voltage Regulation without Remote Sense Wires
- Mixed Signal Design and Verification for complex SoCs
- An Introduction to Rigid-Flex PCB Design Best Practices
- 4-20 mA, Loop Powered, Thermocouple System Using ARM
- EMC Compliant RS-485 Transceiver Protection Circuits
- Isolated 4-Channel, Thermocouple/RTD Temperature Measurement System with 0.5Â°C Accuracy