Cadence releases OrCAD 16.6 PCB design solution, boosts PSpice performance by up to 20 percent
Additionally, a new signal-integrity flow introduces a higher level of automation that gives usability and productivity benefits for circuit simulation of performance-driven digital circuits requiring pre-layout topology and constraint exploration and development for high-speed design.
OrCAD 16.6 PSpice improves user productivity by providing simulation convergence improvements and an average 20 percent gain in simulation speed. The significant performance gains are achieved through the introduction of multi-core support for simulations involving large designs and designs dominated by complex models such as MOSFETs and BJTs.
The expanded/new signal-integrity flow in release 16.6 provides a seamless, bidirectional interface between the OrCAD Capture and the OrCAD PCB SI products. This new integration enables an automated and comprehensive design methodology that streamlines pre-layout topology and constraint exploration improving productivity by 100 percent.
OrCAD 16.6 also extends the Tcl programming capability and apps methodology from OrCAD Capture to PSpice. As a result, users can extend and customize their simulations and environment beyond what is possible with a standard ‘out-of-box’ solution. With Tcl access to the simulation data and environment, users may customize simulations with tolerances on any parameter, map user parameters, or program PSpice with user-defined equations and expressions.
The Cadence OrCAD 16.6 PCB technology is scheduled to be available in Q4 2012.
More information about the OrCAD product offering at
- How to increase your engineering value in just 20 minutes a day
- Infrared array sensor evaluation kit promotes IoT use
- Tronics considers Asian MEMS deal
- Sondrel opens design office in Morocco
- Why voltage references bite
- USB 3.0 camera reference design kit takes 13Mpixels at 21fps
- USB 3.0 camera captures 169 fps at SXGA resolution
- Analog design and the age of digital correction
- Smart meters can destabilize grid, says study
- UltraSoC to debug heterogeneous Tensilica processors
- CEO interview: Cadence is about enablement, collaboration
- Is first-pass success possible for silicon IP? Part 2
- The Filter Wizard: Do your duty when you duty-cycle
- Sensing galvanic skin response for wearables
- ARM-based intelligent actuator/motor controller
- Companies missing from CMOS image sensor rankings
- Analog is more important than digital – scientific proof
- AMS recruits chip veteran as CEO
- Analog Devices is Sand 9 buyer
- Pause forecast for CMOS image sensor market
- AMS plans to rent a wafer fab in New York
- Peter Clarke's opinion compendium updated
- CEO interview: Ambiq sees broader options for low voltage
- CEO interviews updated
- Changes to radio rules
- AMS to spend $2 billion on New York wafer fab
- The Filter Wizard: The step-by-step birth of a custom digital filter, Part 2
- Well-backed MEMS startup closed?
- Ultrasonic sensors for single-use medical applications
- Qorvo takes strategic stake in MEMS vendor Cavendish
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Engineering Change Order and Implementation
- Low Power Bi-directional Level Shifter
- Haptic advancements put us in touch with complex systems
- Programmable Dual Edge Triggered Clock Divider for Staggered Clock Generation
- New Linear Regulators Solve Old Problems
- Buffer Architecture for generating delay