Cadence releases OrCAD 16.6 PCB design solution, boosts PSpice performance by up to 20 percent
Additionally, a new signal-integrity flow introduces a higher level of automation that gives usability and productivity benefits for circuit simulation of performance-driven digital circuits requiring pre-layout topology and constraint exploration and development for high-speed design.
OrCAD 16.6 PSpice improves user productivity by providing simulation convergence improvements and an average 20 percent gain in simulation speed. The significant performance gains are achieved through the introduction of multi-core support for simulations involving large designs and designs dominated by complex models such as MOSFETs and BJTs.
The expanded/new signal-integrity flow in release 16.6 provides a seamless, bidirectional interface between the OrCAD Capture and the OrCAD PCB SI products. This new integration enables an automated and comprehensive design methodology that streamlines pre-layout topology and constraint exploration improving productivity by 100 percent.
OrCAD 16.6 also extends the Tcl programming capability and apps methodology from OrCAD Capture to PSpice. As a result, users can extend and customize their simulations and environment beyond what is possible with a standard ‘out-of-box’ solution. With Tcl access to the simulation data and environment, users may customize simulations with tolerances on any parameter, map user parameters, or program PSpice with user-defined equations and expressions.
The Cadence OrCAD 16.6 PCB technology is scheduled to be available in Q4 2012.
More information about the OrCAD product offering at
- Analog design and the age of digital correction
- Smart meters can destabilize grid, says study
- UltraSoC to debug heterogeneous Tensilica processors
- CEO interview: Cadence is about enablement, collaboration
- Is first-pass success possible for silicon IP? Part 2
- The Filter Wizard: Do your duty when you duty-cycle
- Sensing galvanic skin response for wearables
- ARM-based intelligent actuator/motor controller
- ADCs offer 14-/12-bit resolution, 200 Msps conversion
- Swindon Silicon mixed-signal specialist joins Sensata, appoints CEO
- Semi IP licensing growth slows, vendor ranking stabilizes
- A how-to guide to piezoelectric accelerometers
- 10 skills embedded engineers need now
- Is first-pass success possible for silicon IP?
- LDO design techniques for small spaces, part 2
- TSMC overtakes Intel in chip capex ranking
- Globalfoundries' CEO on why FD-SOI and why now
- Qualcomm to cut 15% of staff, could be broken up
- Can GloFo and Europe's chip firms unite?
- Indian wafer fab will be specialty foundry
- Intel, Micron launch "bulk-switching" ReRAM
- Heisenberg's principle applied to Indian wafer fabs
- Germany promises €400 million boost for microelectronics
- Smartphone processor sales climb, players ranked
- Video: Sensors, liquid crystals make "omnifocal" glasses
- Could India's analog wafer fab be moving south?
- BBC to give pocket-sized sensor-computer to UK children
- Text book presents modern analog components
- Globalfoundries launches own FDSOI processes
- Peter Clarke's opinion compendium updated
- Engineering Change Order and Implementation
- Low Power Bi-directional Level Shifter
- Haptic advancements put us in touch with complex systems
- Programmable Dual Edge Triggered Clock Divider for Staggered Clock Generation
- New Linear Regulators Solve Old Problems
- Buffer Architecture for generating delay
- Sub-Threshold Design - A Revolutionary Approach to Eliminating Power