Cadence reveals tapeout of 14-nm test-chip with ARM processor and IBM FinFET process technology
October 31, 2012 | Paul Buckley | 222904185
Cadence Design Systems, Inc. has announced the tapeout of a 14-nanometer test-chip featuring an ARM Cortex-M0 processor implemented using IBM’s FinFET process technology.
Page 1 of 3The successful tapeout is the result of close collaboration between the three technology leaders as they teamed to build an ecosystem to address the new challenges from design through manufacturing inherent in a 14-nm FinFET-based design flow.
The 14-nm ecosystem and chip are milestones of a multi-year agreement between ARM, Cadence and IBM to develop systems-on-chip (SoCs) at the advanced process nodes of 14-nm and beyond. SoCs designed at 14-nm with FinFET technology offer the promise of a reduction in power consumption.
"This chip represents a major milestone for advanced node process technology, achieved through tight collaboration among experts at the three companies, said Chi-Ping Hsu, senior vice president, Silicon Realization Group at Cadence. FinFET designs offer significant advantages to the design community, but also require advanced foundry support, IP and EDA technology to meet the considerable challenges. Cadence, IBM and ARM are collaborating to address these challenges and develop an ecosystem that can support 14-nm FinFET development for a broad range of production designs.
The chip was developed to validate the building blocks of foundation IP for 14-nm design. In addition to the ARM processor, SRAM memory blocks and other blocks were included that provide the characterization data necessary for foundation IP development for FinFET-based ARM Artisan physical IP.
Each move to smaller geometry brings new challenges that require deep collaboration among ecosystem leaders in the SoC design chain, said Dipesh Patel, vice president and general manager, Physical IP Division at ARM. With 14-n design, many of these challenges center on FinFETs, and our work with Cadence and IBM has focused on answering the key questions about how to make 14-n FinFET design viable and economically feasible.
Please login to post your comment - click here
- 10 finalists revealed for element14's “Hats Off” challenge
- A new breed of analog design tools
- Sensor fusion, radar to drive ADAS
- IR image sensor has 12-micron pixels
- When GND isn't GND single-ended circuits become differential
- Touch interface software suite tackles haptic effects
- The materials scramble below 10nm
- Geo Semi raising cash for automotive, IoT push
- Pulsic offers automated IC layout tool
- Time for custom, analog design tools to automate?
- Reference design outputs four analogue variables
- 'No-shunt' battery-management reference design
- Strained nanowire has tunable electroptic properties
- Cadence breaks into top four in semi IP core ranking
- Mouser, ADI sponsor NASA design contest
MOST POPULAR NEWS
- MEMS leaders under pressure, says Yole
- CEO interview: Tronics' Langlois makes moves in MEMS
- MEMS imitates logic
- WIreless charging: an alternative approach
- LED lighting: unintended effects in public lighting
- The Filter Wizard: Just add a transistor or clipping me softly
- Desktop PCB printer produces working circuit in 30 minutes
- IoT: sensor fusion or confusion?
- Europe falls in top 20 chip company ranking for 1H14
- French MEMS foundry preps IPO
- Cambridge Mechatronics signs up Warren East, Foxconn
- Report: India, China show interest in Korean analog foundry
- Yole compares smallest 3-axis accelerometers
- Analog shipment growth to lead chip industry
- Wi-Fi backscatter provides power for IoT devices
- Automated Macro-Model Extraction Using SPICE Netlist
- Dual 13A μModule Regulator with Digital Interface for Remote Monitoring & Control of Power
- Localized Haptic Feedback for Touch Controls
- Flexible and Low Power Driving of Solenoid Coils
- Precision Industrial Systems Demand a New Level of Data Conversion Accuracy
- 14-Bit, 4-20 mA, Loop Powered, Thermocouple Temperature Measurement System Using ARM Cortex-M3
- High-Precision Sine/Cosine Interpolation