Cadence's Palladium XP II platform speeds system verification
The Palladium XP II platform builds on the Palladium XP emulation technology, extending its capacity to 2.3 billion gates. With reduced power and increased gate density, customers can now run larger payloads in a smaller footprint, reducing overall cost of ownership. Cadence has also added support for eight new mobile and consumer protocols for simulation acceleration.
Expanded capabilities of its System Development Suite centre around Palladium, adding:
• hybrid technology, which combines the Cadence Virtual System Platform with the Palladium XP series to speed up embedded OS verification and increase performance for hardware/software verification;
• embedded test bench for advanced virtualisation of system environments, enabling users to verify peripheral software drivers prior to Soc tape-out, resulting in faster post-silicon bring-up.
The 60-times claim for OS bring-up comes from a user quote by Nvidia; “With the Cadence Palladium Virtual System Platform hybrid solution, we experienced up to 60x speed-up of OS bring-up over pure in-circuit emulation combined with up to 10x performance improvement for production and test software executing on top of the OS interacting with accurate hardware representations in the Palladium platform,” said Narendra Konda, director of engineering at NVIDIA.
“Using the Palladium platform and its embedded test bench use model, we uncovered critical issues and resolved them prior to tape out, using models of peripheral devices that are connected to the SoC as part of a fully synthesizable embedded test bench,” said Vahid Ordoubadian, director of IC Engineering, Mobile Platform Solutions at Broadcom Corp.
- Unused pins come back to bite
- Analog design automation startup gets backing
- USB 3.0 camera module converts video images into any desired format
- IoT engineering challenges drive IC, system-design trade-offs
- Pint-sized spectrometers harness MEMS
- Sony acquires SoftKinetic for ranging technology
- Update: IMEC, Cadence tape out first 5nm test chip
- EDA tools support TSMC InFO 3D packaging
- Current sensing resistors offered for industrial, automotive use
- How to increase your engineering value in just 20 minutes a day
- Infrared array sensor evaluation kit promotes IoT use
- Tronics considers Asian MEMS deal
- Sondrel opens design office in Morocco
- Why voltage references bite
- USB 3.0 camera reference design kit takes 13Mpixels at 21fps
- ST sees results of MEMS diversity thrust
- Startup wants to be the ARM of neuromorphic cores
- Internet blackouts by 2020, warns nanoelectronics book
- Starting all over again on plastic: ARM
- Quantum-dot image sensor launch threatens silicon
- Peter Clarke's opinion compendium updated
- Could Qualcomm be China's next target?
- Startup wants to be the ARM of analog
- Levitation by sound
- TSMC invests in EDA David that slew Google
- Will IoT make taxing the Internet inevitable?
- Book review: CHIPS 2020 updates essential view of nanoelectronics
- AMS to spend $200 million on CMOSIS buy
- On Semi set to buy Fairchild for $2.4 billion
- Sarawak-backed X-Fab invests in wafer fab
- The Advantages of Capacitive vs Optical Encoders
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Engineering Change Order and Implementation
- Low Power Bi-directional Level Shifter
- Haptic advancements put us in touch with complex systems
- Programmable Dual Edge Triggered Clock Divider for Staggered Clock Generation
- New Linear Regulators Solve Old Problems