Cadence's Palladium XP II platform speeds system verification
The Palladium XP II platform builds on the Palladium XP emulation technology, extending its capacity to 2.3 billion gates. With reduced power and increased gate density, customers can now run larger payloads in a smaller footprint, reducing overall cost of ownership. Cadence has also added support for eight new mobile and consumer protocols for simulation acceleration.
Expanded capabilities of its System Development Suite centre around Palladium, adding:
• hybrid technology, which combines the Cadence Virtual System Platform with the Palladium XP series to speed up embedded OS verification and increase performance for hardware/software verification;
• embedded test bench for advanced virtualisation of system environments, enabling users to verify peripheral software drivers prior to Soc tape-out, resulting in faster post-silicon bring-up.
The 60-times claim for OS bring-up comes from a user quote by Nvidia; “With the Cadence Palladium Virtual System Platform hybrid solution, we experienced up to 60x speed-up of OS bring-up over pure in-circuit emulation combined with up to 10x performance improvement for production and test software executing on top of the OS interacting with accurate hardware representations in the Palladium platform,” said Narendra Konda, director of engineering at NVIDIA.
“Using the Palladium platform and its embedded test bench use model, we uncovered critical issues and resolved them prior to tape out, using models of peripheral devices that are connected to the SoC as part of a fully synthesizable embedded test bench,” said Vahid Ordoubadian, director of IC Engineering, Mobile Platform Solutions at Broadcom Corp.
- Analog design and the age of digital correction
- UltraSoC to debug heterogeneous Tensilica processors
- CEO interview: Cadence is about enablement, collaboration
- Is first-pass success possible for silicon IP? Part 2
- Startup claims 'motion engine' beats gestures
- The Filter Wizard: Do your duty when you duty-cycle
- Sensing galvanic skin response for wearables
- ARM-based intelligent actuator/motor controller
- ADCs offer 14-/12-bit resolution, 200 Msps conversion
- Swindon Silicon mixed-signal specialist joins Sensata, appoints CEO
- Semi IP licensing growth slows, vendor ranking stabilizes
- A how-to guide to piezoelectric accelerometers
- 10 skills embedded engineers need now
- Is first-pass success possible for silicon IP?
- Bosch seeks to hire 12,000 engineers in 2015
- TSMC overtakes Intel in chip capex ranking
- Globalfoundries' CEO on why FD-SOI and why now
- Qualcomm to cut 15% of staff, could be broken up
- Can GloFo and Europe's chip firms unite?
- Indian wafer fab will be specialty foundry
- Intel, Micron launch "bulk-switching" ReRAM
- Heisenberg's principle applied to Indian wafer fabs
- Smartphone processor sales climb, players ranked
- Germany promises €400 million boost for microelectronics
- Video: Sensors, liquid crystals make "omnifocal" glasses
- BBC to give pocket-sized sensor-computer to UK children
- Welsh chip foundry planned
- Text book presents modern analog components
- Globalfoundries launches own FDSOI processes
- Peter Clarke's opinion compendium updated
- Engineering Change Order and Implementation
- Low Power Bi-directional Level Shifter
- Haptic advancements put us in touch with complex systems
- Programmable Dual Edge Triggered Clock Divider for Staggered Clock Generation
- New Linear Regulators Solve Old Problems
- Buffer Architecture for generating delay
- Sub-Threshold Design - A Revolutionary Approach to Eliminating Power