Cadence unveils high-performance, low-power design IP to supportLPDDR3 memory standard
Cadence's highly configurable design IP allows the LPDDR3 standard to be combined with others in a single controller and PHY to enable SoCs that support multiple memory standards, making one design usable by multiple markets.
“To keep pace with the growing processing capabilities of today’s smartphones and tablets, SoC designers must support memory standards that are evolving just as quickly,” said Marc Greenberg, director of product marketing, SoC Realization Group, Cadence. “At Cadence, our goal is to enable early access to these standards by offering customers a broad range of high-performance, low power design IP standards, like LPDDR3, so they can quickly integrate the standard into new SoC designs.”
As part of the LPDDR3 launch, Cadence has upgraded the bandwidth management engine, Placement Queue 2.2, to optimize the way memory is accessed to improve overall system performance and power consumption.
In addition to LPDDR3, Cadence offers IP for other mobile and non-mobile memory standards in high demand by SoC designers, including Wide I/O and DDR4.
Visit Cadence at www.cadence.com
- Qualcomm licensing is illegal, claims South Korea
- Kilopass lowers voltage on antifuse memory IP
- Unused pins come back to bite
- Chinese oscillator maker to raise $12.5bn for memory push
- Analog design automation startup gets backing
- USB 3.0 camera module converts video images into any desired format
- China-backed Western Digital swoops on SanDisk
- IoT engineering challenges drive IC, system-design trade-offs
- Pint-sized spectrometers harness MEMS
- Report: SanDisk mulls company sale
- Update: IMEC, Cadence tape out first 5nm test chip
- Lossy Adesto preps IPO
- TSMC turns logic FinFET into ReRAM
- 3D memory chips may beat hybrid memory cube
- Optical phase-change memory can increase bandwidth
- What if PCBs were really printed?
- ST sees results of MEMS diversity thrust
- Internet blackouts by 2020, warns nanoelectronics book
- Quantum-dot image sensor launch threatens silicon
- Starting all over again on plastic: ARM
- Peter Clarke's opinion compendium updated
- Could Qualcomm be China's next target?
- Startup wants to be the ARM of analog
- Levitation by sound
- TSMC invests in EDA David that slew Google
- Book review: CHIPS 2020 updates essential view of nanoelectronics
- Will IoT make taxing the Internet inevitable?
- On Semi set to buy Fairchild for $2.4 billion
- Sarawak-backed X-Fab invests in wafer fab
- Report: China has $47bn chip fund focused on US M&A
- The Advantages of Capacitive vs Optical Encoders
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Engineering Change Order and Implementation
- Low Power Bi-directional Level Shifter
- Haptic advancements put us in touch with complex systems
- Programmable Dual Edge Triggered Clock Divider for Staggered Clock Generation
- New Linear Regulators Solve Old Problems