Excel tunes up your schematic files
Click here to see all articles by Analog Guru Kendall Castor-Perry
This article, by prolific author Kendall Castor-Perry, expands on a previous article and details how to transfer a spreadsheet-based circuit design directly to the LTSpice simulator, and provides some practical information on how to do it. The approach takes advantage of the ASCII formatting used by LTSpice for its .asc schematic files. The article includes both a description of the method and a worked-out example, and also includes links to the author's many previous articles.
The article is presented in pdf file form (no registration needed); to read it, click here.
About the author
Kendall Castor-Perry is a Principal Architect at Cypress Semiconductor, doing mixed-signal system analysis and design for the new PSoC platform. He uses decades of experience in analogue engineering, filtering and signal processing to capture signals across many domains, extract the information from them and do something useful with it.
- No news
- What if PCBs were really printed?
- ST sees results of MEMS diversity thrust
- Internet blackouts by 2020, warns nanoelectronics book
- Quantum-dot image sensor launch threatens silicon
- Peter Clarke's opinion compendium updated
- Starting all over again on plastic: ARM
- Could Qualcomm be China's next target?
- Levitation by sound
- Startup wants to be the ARM of analog
- TSMC invests in EDA David that slew Google
- Book review: CHIPS 2020 updates essential view of nanoelectronics
- Will IoT make taxing the Internet inevitable?
- Sarawak-backed X-Fab invests in wafer fab
- On Semi set to buy Fairchild for $2.4 billion
- Report: China has $47bn chip fund focused on US M&A
- The Advantages of Capacitive vs Optical Encoders
- High Voltage CMOS Amplifier Enables High Impedance Sensing with a Single IC
- Engineering Change Order and Implementation
- Low Power Bi-directional Level Shifter
- Haptic advancements put us in touch with complex systems
- Programmable Dual Edge Triggered Clock Divider for Staggered Clock Generation
- New Linear Regulators Solve Old Problems