Technology News
Lattice releases 90 reference designs for the MachXO and ispMACH 4000ZE PLDs
July 19, 2010 | Paul Buckley | 222900917
Lattice Semiconductor Corporation has released more than 90 reference designs optimized for the MachXO and ispMACH 4000ZE PLDs.
The reference designs enable the quick and efficient design and deployment of commonly used functions such as general purpose I/O expander, I2C bus master / slave, LCD controller and SD Flash controller, as well as other interfaces, in a variety of markets including consumer, communications, computing, industrial and medical. The reference designs, coupled with complete documentation and design source code, are fully customizable and enable designers to reduce design time, boost productivity and accelerate time-to-market.
Each reference design consists of comprehensive documentation along with HDL source code (Verilog and/or VHDL) and test benches, many of which have been pre-implemented and validated using Lattice’s low-cost development kits.
Reference designs optimized for control applications, including I/O expansion, interface bridging, level translation and power-up sequencing using the MachXO family, have been validated using the MachXO Mini Development Kit, an easy-to-use, low-cost platform that accelerates the evaluation of MachXO PLDs. Using the preloaded mini system-on-chip (mini SoC) design provided with the development kit, designers can test within minutes I2C, SPI and UART interfaces in addition to the 8-bit LatticeMico8 microcontroller and low power sleep mode functionality. Designers can rebuild these demonstration designs using the free downloadable reference design source codes in less than one hour. This provides a known good starting point for their own design explorations.
Alternatively, designers targeting low power applications can use reference designs optimized for the ispMACH 4000ZE family that have been fully tested and verified using the ispMACH 4000ZE Pico Development Kit, a battery-powered, low-cost platform to accelerate the evaluation of ispMACH 4000ZE CPLDs. Using the preloaded ispMACH 4000ZE Pico Power demo design provided with the development kit, designers can test I2C master and LCD controller interfaces in addition to the embedded ispMACH 4000ZE oscillator timer, then build their own designs using the free downloadable reference design source code.
Availability
Lattice’s entire portfolio of reference designs optimized for the MachXO and ispMACH 4000ZE families can be downloaded here
Related link: www.latticesemi.com
Each reference design consists of comprehensive documentation along with HDL source code (Verilog and/or VHDL) and test benches, many of which have been pre-implemented and validated using Lattice’s low-cost development kits.
Reference designs optimized for control applications, including I/O expansion, interface bridging, level translation and power-up sequencing using the MachXO family, have been validated using the MachXO Mini Development Kit, an easy-to-use, low-cost platform that accelerates the evaluation of MachXO PLDs. Using the preloaded mini system-on-chip (mini SoC) design provided with the development kit, designers can test within minutes I2C, SPI and UART interfaces in addition to the 8-bit LatticeMico8 microcontroller and low power sleep mode functionality. Designers can rebuild these demonstration designs using the free downloadable reference design source codes in less than one hour. This provides a known good starting point for their own design explorations.
Alternatively, designers targeting low power applications can use reference designs optimized for the ispMACH 4000ZE family that have been fully tested and verified using the ispMACH 4000ZE Pico Development Kit, a battery-powered, low-cost platform to accelerate the evaluation of ispMACH 4000ZE CPLDs. Using the preloaded ispMACH 4000ZE Pico Power demo design provided with the development kit, designers can test I2C master and LCD controller interfaces in addition to the embedded ispMACH 4000ZE oscillator timer, then build their own designs using the free downloadable reference design source code.
Availability
Lattice’s entire portfolio of reference designs optimized for the MachXO and ispMACH 4000ZE families can be downloaded here
Related link: www.latticesemi.com
Please login to post your comment - click here
Related News
- Eight-channel transmit/receive chipset enables highest ultrasound image quality at lowest power
- National Semiconductor and Siemens forge alliance to advance low power ultrasound technology
- Renesas claims world's highest performance 32-bit microcontrollers with embedded flash memory
- New PSoC Creator Design Environment release adds programmable peripherals for PSoC 3 and PSoC 5 architectures
- Global Qi standard launch aims to power up wireless charging
- Dialog PMIC and audio codec supports Renesas reference platform for HD video enabled mobile devices
- Configurable dual-voltage supply translator solves compatibility issues in I2C bus applications
- Brushless DC motor controller with sensorless commutation technique
- Lattice improves synthesis and power optimization in CPLD design tools
- Active-clamped, current-mode PWM controller offers more than 90 percent efficiency
MOST POPULAR NEWS
- AMD unveils two new x86 cores
- HP MEMS platform promises ultrasensitive sensors, on the cheap
- Apple iPad upgrade likely to get STMicro gyro
- NXP's SmartMX security chip supports new German National Identity Card
- ADI partners Altera to streamline wireless infrastructure system development
- High-efficiency multi-string backlight LED drivers support up to 88 LEDs at 360-mA total LED current
- ADI's MEMS wins the heart of palm-sized cardiopulmonary resuscitation device
- Capacitive touch-sensing solution requires no programming
- Brushless DC motor controller with sensorless commutation technique
- 27-MHz FSK low power transceiver features star network management
Interview
Technical papers
- Ambient light sensor applications in portable electronics
- Features and Applications of Switches
- Making the most of the System Level in Analog Design
- Analog Applications Journal
- Going Beyond the Front End
- What the Nyquist Criterion Means to Your Sampled Data System Design
- Implementing a variable-length Cat5e cable equalizer
- Analog VGA Simplifies Design and Outperforms Competing Gain Control Methods
- Fundamentals of Sampled Data Systems - Overview
- Fundamentals of sampled data systems
Poll
Cypress Semiconductor
LED
Fairchild Semiconductor
Lattice Semiconductor
Actel
DAC
Analog
National Semiconductor
Maxim Integrated Products
Sensor
Analog Devices
Battery
Austriamicrosystems
Power
SoC
FPGA
Intersil
Power Management
Linear Technology
Audio
Mixed Signal
Atmel
STMicroelectronics
Synopsys
MOSFET
Texas Instruments
Mixed-signal
MEMS
FPGAs
ADC
All material on this site Copyright © 2009 - 2010 European Business Press SA. All rights reserved.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.


