Technology News
TSMC to speed system-to-IC design cycles
June 08, 2010 | Jean-Pierre Joosting | 222900799
Taiwan Semiconductor Manufacturing Company has extended its Open Innovation Platform with another focus on system-level design, analog/mixed-signal (AMS)/RF design and two-dimensional/three-dimensional integrated circuit (2-D/3-D IC) implementation.
These initiatives comprise the Radio Frequency Reference Design Kit (RF RDK) as an outgrowth of an extended Open Innovation Platform and the soon to be available Analog/Mixed-Signal (AMS) Reference Flow 1.0, and Reference Flow 11.0.
Radio Frequency Reference Design Kit (RF RDK) 2.0 targets TSMC’s 65-nm RF CMOS process technology, accelerating analog, mixed-signal, and RF designs and RF System-on-Chip (SoC) verification and integration. It resolves the long-standing challenge of performing full chip verification on SoC devices that support analog, RF, mixed signal and digital content.
These design kits implement a top-down RF design methodology and a system-level simulation flow that reduces design cycle time and encourages IP reuse. The RF RDK 2.0 is in Open Access database that supports new RF design capabilities including a circuit sizing and design centering approach, electromagnetic (EM)-aware RF simulation and analysis, custom RF inductor synthesis and modeling, and substrate noise modeling and analysis (SNA) to address the noise coupling challenges in complex mixed-signal and RF SoCs.
TSMC originally launched the Open Innovation Platform in 2008 as an industry-wide design enablement initiative. To date, the Open Innovation platform has accelerated time-to-market, improved return on design investment and reduced design infrastructure duplication. It includes a set of interoperable ecosystem interfaces, collaborative components and design flows that efficiently empower innovation throughout the supply chain thereby enabling creation and sharing of newly-created revenue and profitability. For example, iPDK, iDRC, iLVS, iRCX, Digital Reference Flow, Integrated Signoff Flow and RF Reference Design Kit are all in production use today.
The Open Innovation Platform will extend beyond power, performance and area considerations (PPA) and interoperability initiatives to feature new collaborative ecosystem programs that focus on electronic-system level (ESL) design, virtual platforms and high-level synthesis (HLS). Other new programs will address 65-nm, 40-nm and 28-nm analog, mixed-signal and RF design methodologies while a third direction tackles multi-die packaging through 2-D/3-D IC design methodology, innovative silicon interposer and through silicon via (TSV) manufacturing capabilities.
The Open Innovation Platform’s Alliance programs collaborate with EDA, IP, software IP, systems software and design services partners. The objectives are to deliver accelerated system-level design, reduced system design cost, a faster system-to-IC implementation design cycle, and faster time-to-market.
The Open Innovation Platform’s global Ecosystem Alliance programs have grown to include 30 EDA partners, 38 IP partners, 23 Design Center Alliance (DCA) partners, and 9 Value Chain Aggregator (VCA) partners. All partners participate in one or more of the Open Innovation Platform collaboration programs. TSMC also begins to work collaboratively with industry organisations, such as IPL Alliance and Si2, to promote the interoperability standards based on TSMC interoperable EDA formats.
For further information: www.tsmc.com.
Radio Frequency Reference Design Kit (RF RDK) 2.0 targets TSMC’s 65-nm RF CMOS process technology, accelerating analog, mixed-signal, and RF designs and RF System-on-Chip (SoC) verification and integration. It resolves the long-standing challenge of performing full chip verification on SoC devices that support analog, RF, mixed signal and digital content.
These design kits implement a top-down RF design methodology and a system-level simulation flow that reduces design cycle time and encourages IP reuse. The RF RDK 2.0 is in Open Access database that supports new RF design capabilities including a circuit sizing and design centering approach, electromagnetic (EM)-aware RF simulation and analysis, custom RF inductor synthesis and modeling, and substrate noise modeling and analysis (SNA) to address the noise coupling challenges in complex mixed-signal and RF SoCs.
TSMC originally launched the Open Innovation Platform in 2008 as an industry-wide design enablement initiative. To date, the Open Innovation platform has accelerated time-to-market, improved return on design investment and reduced design infrastructure duplication. It includes a set of interoperable ecosystem interfaces, collaborative components and design flows that efficiently empower innovation throughout the supply chain thereby enabling creation and sharing of newly-created revenue and profitability. For example, iPDK, iDRC, iLVS, iRCX, Digital Reference Flow, Integrated Signoff Flow and RF Reference Design Kit are all in production use today.
The Open Innovation Platform will extend beyond power, performance and area considerations (PPA) and interoperability initiatives to feature new collaborative ecosystem programs that focus on electronic-system level (ESL) design, virtual platforms and high-level synthesis (HLS). Other new programs will address 65-nm, 40-nm and 28-nm analog, mixed-signal and RF design methodologies while a third direction tackles multi-die packaging through 2-D/3-D IC design methodology, innovative silicon interposer and through silicon via (TSV) manufacturing capabilities.
The Open Innovation Platform’s Alliance programs collaborate with EDA, IP, software IP, systems software and design services partners. The objectives are to deliver accelerated system-level design, reduced system design cost, a faster system-to-IC implementation design cycle, and faster time-to-market.
The Open Innovation Platform’s global Ecosystem Alliance programs have grown to include 30 EDA partners, 38 IP partners, 23 Design Center Alliance (DCA) partners, and 9 Value Chain Aggregator (VCA) partners. All partners participate in one or more of the Open Innovation Platform collaboration programs. TSMC also begins to work collaboratively with industry organisations, such as IPL Alliance and Si2, to promote the interoperability standards based on TSMC interoperable EDA formats.
For further information: www.tsmc.com.
Please login to post your comment - click here
Related News
- Ultra-low-power SoC supports world's smallest Bluetooth location stickers
- Triplexer LC filter supports PMR communications between emergency services
- 3D motion development kit targets wireless orientation tracking
- ETSI publishes first specification for Ultra Low Energy DECT aimed at the M2M market
- Mouser launches dedicated MEMS technology site
- Highly integrated processor SoC for 5G WiFi enterprise access points
- Simulator offers low-power verification productivity improvements by upto 30 percent
- EBV Elektronik launches 'SoCrates' board for Altera’s NewSoC families
- 6-axis MEMS SoC integrates gyroscope and accelerometer in a 3x3x0.8mm chip
- Semi-custom business unit at AMD aims to create tailored products integrating customer-specific IP
MOST POPULAR NEWS
- New generation of thermal sensor arrays overcome the limitations in single-element sensors
- Ultra-sensitive touch sensor is able to be operated through glass or steel sheet
- Altera acquires power technology innovator Enpirion
- Impulse radio ultra-wide band IC takes the lead on accurate geo-positioning
- Better, cheaper OLED micro displays do away with color filter
- OPV solar modules project aims to optimize energy harvesting by autonomous sensors within buildings
- Infineon adds compact half-bridge gate driver family to address power applications
- Over 30 Billion devices to wirelessly connect to the Internet of Everything in 2020
- Nordic Semiconductor releases world's smallest Bluetooth low energy and ANT+ ICs
- Ultra-low noise, high PSRR linear voltage regulators reduce jitter, simplify power design
Interview
Technical papers
- K-Type Thermocouple Measurement System with Integrated Cold Junction Compensation
- 16-Bit, 100 kSPS Low Power Successive Approximation ADC System
- Fast and simple measurement of position changes
- Interfacing Microcontrollers to the Industrial World
- Accurate Temperature Sensing with an External P-N Junction
- Complete Closed-Loop Precision Analog Microcontroller Thermocouple Measurement System with 4 mA to 20 mA Output
- How to use USB safely in harsh environments
- Optimizing the Performance of Very Wideband Direct Conversion Receivers
- How Extended Photocoupler Performance is Enabling Next-Generation Applications
- 42V, 2.5A Synchronous Step-Down Regulator with 2.5μA Quiescent Current
Poll
Fairchild Semiconductor
NXP Semiconductors
Microcontrollers
Cypress Semiconductor
Sensor
Intersil
ADC
Power
Analog Devices
SoC
Microcontroller
Maxim Integrated Products
Austriamicrosystems
MOSFETs
Atmel
STMicroelectronics
Diodes
Analog
Audio
Battery
Linear Technology
Lattice Semiconductor
National Semiconductor
Sensors
Power Management
Mixed-signal
FPGA
ADCs
MEMS
Texas Instruments
All material on this site Copyright © 2009 - 2010 European Business Press SA. All rights reserved.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.
This site contains articles under license from EETimes Group , a division of United Business Media LLC.


