Why are my DAC and ADC responses drooping?
May 14, 2012 | Kendall Castor-Perry | 222903402
The Filter Wizard aka Kendall Castor-Perry turns his focus on to the troublesome problem of unexpected droop when dealing your DAC and ADC responses.
Page 1 of 5Have you ever experienced unexpected droop when youve plotted out the frequency response of a signal processing system? When you expected that the frequency response would be flat (or at least accurate to the curve you designed to), but instead it rolls smoothly and lazily away from that target value, insulting you with its casual sogginess? If so, youve experienced the consequence of having a sinc() frequency response. You could say that youve had a clo-sinc-ounter though possibly of a kind other than the third. Lets look at what I mean by that.
This issue can crop up both at the input to and the output from a sampled data system. Lets look at the output first. When you want to turn a stream of sample values back into an analog system, you apply those digital samples to a DAC. Now, most DAC ICs and modules have a held output. That means that when they receive a new digital sample the output voltage changes promptly to the corresponding new value and stays there, until the next sample comes along. This behavior is so commonplace that many engineers assume that its the norm and that the output voltage of such DACs somehow represents the sample stream correctly (apart from a bit of pesky high frequency noise).
This is not true. This 'hold' process causes the frequency response of such a system to differ from that of a system where the output voltage is only asserted very briefly at each sample instant. Such a spiky output voltage is hardly ever convenient in a real world application, which is why you rarely encounter it.
Stretching each samples voltage out to 'fill the space available' is an example of a zero order hold. The output frequency spectrum of such a system is equal to that of an ideal, spiky-output system multiplied by the spectrum of the rectangular impulse that fits between two sample points, i.e. has a width equal to the sample interval. Such a rectangular time response corresponds to a frequency response that has a sinc() characteristic. sinc(x) is shorthand for sin(x)/x, and theres a Fourier looking-glass correspondence between rectangular in one domain and sinc() in another that crops up all over the place, not only in signal theory but in the whole of physics.
Please login to post your comment - click here
- No news
MOST POPULAR NEWS
- EE Times Silicon 60: Hot Startups to Watch
- Silicon 60 Reveals Shifts in Technology Focus
- CEO interview: China, not Apple, is way to go, says mCube CEO
- Cirrus to take half audio codec and hub IC market, says report
- Is there still room for the vacuum tube?
- More wafer fab closures expected in 2014, says IC Insights
- Top ten automotive MEMS sensor vendors ranked
- Bosch reduces size, power of 6-axis IMU
- The self-powered Interent of Things is starting up
- When GND isn't GND single-ended circuits become differential
- Researchers discover how beryllium causes deadly lung disease
- Mapper opens Russian MEMS fab
- RFID tags track honey bees
- Failed merger talks won't stop Dialog
- HiSilicon, MediaTek, Nvidia growing fastest in apps processor market
- Automated Macro-Model Extraction Using SPICE Netlist
- Dual 13A μModule Regulator with Digital Interface for Remote Monitoring & Control of Power
- Localized Haptic Feedback for Touch Controls
- Flexible and Low Power Driving of Solenoid Coils
- Precision Industrial Systems Demand a New Level of Data Conversion Accuracy
- 14-Bit, 4-20 mA, Loop Powered, Thermocouple Temperature Measurement System Using ARM Cortex-M3
- High-Precision Sine/Cosine Interpolation