Xilinx partners Cadence to introduce an Extensible Virtual Platform for software developers
Built upon Cadence Virtual System Platform (VSP) technology, part of the Cadence System Development Suite , the virtual platform provides a stable, feature-rich, fast and functionally accurate model of the Zynq-7000 EPP processor system, its peripherals, memory and I/O, capable of booting Linux and other operating systems. Complementing this model, and mirroring the programmable capabilities of the EPP hardware, is the ability for developers to extend the virtual platform using transaction-level models (TLM) to support custom devices that will ultimately be instantiated within the Zynq-7000 device’s programmable logic.
“This new extensible virtual platform increases productivity for concurrent development of system architecture, hardware and software,” said Michał Siwinski, group director of product marketing, System & Software Realization Group, Cadence. “As software content continues to grow, software-driven, system-level development methodologies are critical to the success of embedded systems– a concept detailed in the EDA360 vision.”
The Virtual Platform augments the overall development offering Xilinx has been providing to early access Zynq-7000 EPP customers by enhancing the capabilities for software developers to start designing their applications today. Xilinx has been working with members of its Alliance Program and ARM’s Connected Community over the course of two years to build a comprehensive development offering for the Zynq-7000 EPP.
The ecosystem of vendors providing tools and operating system support for the Zynq-7000 devices continues to grow as part of a program that began with the availability of FPGA based emulation platforms and a hardware tools early access program. Xilinx also announced an Open Source Linux offering. To learn more, visit www.xilinx.com/products/zynq-7000/linux.htm
An early access program for the virtual platform is in place and general availability is planned for Q1, 2012.
More information about the virtual platform and the Zynq-7000 device family at
More information about the Cadence’s Virtual System Platform and the Cadence-Xilinx collaboration on the virtual platform at www.cadence.com/zynq
- Analog design and the age of digital correction
- UltraSoC to debug heterogeneous Tensilica processors
- CEO interview: Cadence is about enablement, collaboration
- Is first-pass success possible for silicon IP? Part 2
- The Filter Wizard: Do your duty when you duty-cycle
- Sensing galvanic skin response for wearables
- ARM-based intelligent actuator/motor controller
- ADCs offer 14-/12-bit resolution, 200 Msps conversion
- Swindon Silicon mixed-signal specialist joins Sensata, appoints CEO
- Semi IP licensing growth slows, vendor ranking stabilizes
- A how-to guide to piezoelectric accelerometers
- 10 skills embedded engineers need now
- Is first-pass success possible for silicon IP?
- LDO design techniques for small spaces, part 2
- 1st MEMS spectrometer debuts
- TSMC overtakes Intel in chip capex ranking
- Globalfoundries' CEO on why FD-SOI and why now
- Qualcomm to cut 15% of staff, could be broken up
- Indian wafer fab will be specialty foundry
- Can GloFo and Europe's chip firms unite?
- Intel, Micron launch "bulk-switching" ReRAM
- Heisenberg's principle applied to Indian wafer fabs
- Germany promises €400 million boost for microelectronics
- Smartphone processor sales climb, players ranked
- Video: Sensors, liquid crystals make "omnifocal" glasses
- Could India's analog wafer fab be moving south?
- BBC to give pocket-sized sensor-computer to UK children
- Text book presents modern analog components
- Globalfoundries launches own FDSOI processes
- Peter Clarke's opinion compendium updated
- Engineering Change Order and Implementation
- Low Power Bi-directional Level Shifter
- Haptic advancements put us in touch with complex systems
- Programmable Dual Edge Triggered Clock Divider for Staggered Clock Generation
- New Linear Regulators Solve Old Problems
- Buffer Architecture for generating delay
- Sub-Threshold Design - A Revolutionary Approach to Eliminating Power